We have developed a flexible, small and low cost analog pulse shaper and amplifier circuit for Silicon PIN photodiode detectors. The shaping amplifier produces both a "fast" negative output signal with less than 10 ns rise time for timing measurements and a "slow" positive output signal with peaking times from 500 ns to 10 ps for energy measurements. The gain for the two signals can be set independently.
INTRODUCTION
Since low cost silicon PIN diodes have become widely used as charged particle detectors, one of the remaining high cost items has been the analog signal processing electronics. For detector setups of N 2 100 channels in nuclear physics applications commercial shaping amplifiers are too expensive, as they have many features making them universal. Pulse processing electronics developed for high energy physics experiments, on the other hand, are devoted to very specific experimental requirements and do not have any flexibility in gain adjustment, shaping time variation etc. Although they are quite inexpensive, they are in general not well suited for high energy heavy ion experiments.
We have therefore developed a flexible, small, and low cost analog pulse amplifier for silicon PIN photodiode detectors. The amplifier produces both, a "fast" negative output signal with a rise time = 510 ns for timing requirements, and a "slow" positive output pulse for energy measurements. The peaking times of the "slow" signal are adjustable within 0.5 p e c I tp 510 psec. The gain can be varied for both signals independently. The maximum output amplitude for the "fast" signal is U = 1.5 V and U = +10 V for the slow one, both channels .terminated by a series resistor R = 50 R. The whole circuitry fits on a board of 7.5 cm x 3.3 cm (Fig. 1) . 
ELECTRONICS
The board holds a charge sensitive preamplifier using two stages. (1) This design allows to take out a fast "loop error" signal in addition to the slow charge signal. This "loop error" signal is amplified and used as a fast signal for timing. The slow signal gain is determined by the RC feedback combination. After proper differentiation this signal is passed through a four-pole active filter using a dual operational amplifier and a line driver. The time constants can be varied to produce output pulses with peaking times ranging from 0 . 5~s (using a fast dual operational amplifier like the AD827) to > l o p (using the AD746). The maximum output amplitude of the slow channel is 1OV in series with 50S2, the maximum output amplitude of the fast channel is -1.W into 50Q
CONCLUSION
We have shown that using standard modem components one can design low cost signal processing electronics for silicon detectors.
We have built about 100 of these shapers for experiments at SIS-GSI Darmstadt. We have assembled these in modules containing 8 shapers. Versions with gains ranging from 2V/MeV TO 25 mV/MeV have been built and used.
In the future we intend to use a modified version of these shapers for pulse processing the signal from SISWICH detectors (3). For high rates baseline restoration will be needed.
Even further miniaturization can be achieved by using SMD technology.
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(1) N. Karlovac, T. L. Mayhugh, IEEE Trans. Nuc. Sci, 24, 1,327 (1977) . The preamplifier (Fig. 2) uses a FET at the input, which should be matched to the detector capacitance. We are using the InterFET NJ903 for large (>300pF) and the NJ450 for moderate (-50pF) detector capacitances. The FET drain feeds the emitter of a cascode npn transistor, whose base potential determines the operating voltage of the FET. The operating current of the FET is determined by the 10052 resistor in the collector of the cascode npn. The voltage level there is determined by the voltage applied to the base of the pnp transistor in the complementary differential amplifier. The collector of the npn transistor of this pair is fed to the "fast" channel feeding the emitter of another npn transistor, Its collector drives a UHF amplifier MAR-6 through an emitter follower. The rise time is determined by the frequency response of the FET. For best timing performance a low pass filter cutting off at 30 MHZ is recommended at the output.
The collector of the PNP transistor in the complementary differential amplifier feeds a unity gain follower IC. EL2001, the load resistor is a 3mA current regulator diode. This is a standard configuration.
The shaper (Fig. 3) Shorter times have to be accomplished by decreasing the 10K resistors, otherwise stray capacitance will cause problems. Also the faster response requires a faster operational amplifier as mentioned above. Figure 4 shows measured pulse shapes obtained with Am241 a-particles. 
RESULTS

